FIG. 1A




FIG. 1B




FIG. 1C






FIG. 1D








FIG. 2A

FIG. 2B




FIG. 3A

Parameter	Symbol	Conditions	min typ	p nax	Units
Power Supply 10	PVDD		1.25	. 2.5	Λ
Power Supply CORE	CVDD	CVDD ≤ PVDD	1.25	2.5	Λ
Power Dissipation 10	P _{IO}	ייא לי ממיי	61.0	: EI	μW/tap/
Power Dissipation CORE	PCORE	V DD=2.3 V	81.0	.] 81	kHz
Input High Voltage	$V_{ m IH}$		QQAd	ac	Λ
Input Low Voltage	VIL)	. (۸
Master Clock Frequency	FCLK	VDD=2.5V	0	37	MHz
Interface Clock Frequency	FCLK INT	,	² 4 ≥	≤ F _{CLK} /2	MHz
Supply at FCIK=20MHz	VDD		1.6	×	Λ

FIG. 3B




FIG. 3C

FIG. 3D






FIG. 4A





F/G. 4C




FIG. 4D

FIG. 4E